1.6T Electrical and Optical Validation Aligned with IEEE 802.3dj Specifications

January 28th, 2026
11:00 AM ET / 10:00 AM CT / 8:00 AM PT / 3:00 PM GMT
Duration: 1 hour
Already registered? Click here to log in.
A certificate of attendance will be offered.
Summary
As the IEEE P802.3dj Ethernet Task Force project approaches completion, the industry faces a growing need for robust physical layer validation solutions for AI-ready 1.6T interconnects, switches, and NICs. This webinar explores the latest methodologies and advanced instrumentation for validating opto-electrical compliance with IEEE P802.3dj specifications.
Join us for an in-depth look at current optical and electrical test strategies supporting the soon-to-be finalized specification — as well as validation efforts for next-generation silicon and photonic components.
This webinar will explore the latest developments and test methodologies in IEEE 802.3dj and their impact on optical and copper interconnects within the data center for AI-optimized scale-up and scale-out networking, including:
- Optical transmitter conformance test C2C
- C2M and backplane electrical conformance test
- Optical and electrical stressed receiver sensitivity test
Attendees will gain insights into:
- The latest IEEE 802.3dj power penalty optical transmitter quality metrics that guarantee interoperability within the datacenters — including TDECQ and TDECQCER
- The new, phase-only jitter decomposition techniques in IEEE 802.3dj
- The latest requirements for stressed receiver sensitivity calibration and testing — as specified in IEEE P802.3dj
Register to gain practical guidance for validating 1.6T electrical and optical interfaces with confidence ahead of IEEE 802.3dj ratification.





