Cypress samples programmable SONET/SDH OC-48

May 15, 2001
May 15, 2001--Cypress Semiconductor announced the availability of samples of the PSI2G100S, the second in its family of Programmable Serial Interface (PSI) chips.

Cypress Semiconductor announced the availability of samples of the PSI2G100S, the second in its family of Programmable Serial Interface (PSI) chips. The PSI2G100S integrates a SONET/SDH OC-48 (2.5 Gbps) transceiver, clock data recovery (CDR) circuitry, a SERDES, 100k gates of programmable logic, and 240 Kbits of communications memory, targeting OC-48/STM-12 optical terminators, SONET/SDH routers and add-drop MUX subsystems.

The PSI2G100S closely follows the introduction of the PSI2G100, purportedly the first 2.5 Gbps programmable PHY. PSI devices offer operating speeds from 1 x 2.5 Gbps to 8 x 1.5 Gbps to support high-bandwidth applications.

PSI devices combine the flexibility, predictable timing, and ease-of-use of Cypress CPLDs with a SERDES, communications memory and phase-locked loops (PLLs). Cypress's Warp R6.1 software enables a seamless programming interface to allow design engineers to easily integrate custom IP with the SERDES via HDL blocks, HDL text, or graphical state machines. Cypress is the only company to offer a SONET/SDH OC-48 compliant, 2.5 Gbps SERDES, programmable logic gates, design entry, synthesis and verification in an integrated, single-chip solution.

The PSI2G100S is suited for both port and backplane solutions in a typical line card application. Its programmability enables customers to create customized and flexible solutions for the parallel-side. The devices in the PSI family provide a programmable interface to a SERDES that is compatible with various physical layer transmission media -- fiber optic modules, copper cables, and circuit board traces. Along with optimized communications memory (such as dual-ported and FIFO memories), logic and PLLs, the ICs will provide parallel programmable I/Os supporting LVCMOS, LVTTL, 3.3 Volt PCI, SSTL2, SSTL3, HSTL, and GTL+ inputs. The combined serial bandwidth of 200AMbps to 12 Gbps will allow PSI devices to meet the requirements of a broad range of market segments.

The PSI2G100S is available in a 456-ball BGA package. Volume pricing for the SONET/SDH OC-48, 2.5 Gbps, 100k-gate, devices is $150.

About Cypress:

Cypress Semiconductor provides high-performance integrated circuit solutions to fast-growing markets, including data communications, telecommunications, computation, consumer products, and industrial control. For more information, visit www.cypress.com.

Sponsored Recommendations

Metro Networks Evolutions

March 4, 2025
Join experts at EXFO and Ekinops in this webinar that will review the evolving metro-centric requirements and the technologies emerging to meet them.

Meeting AI and Hyperscale Bandwidth Demands: The Role of 800G Coherent Transceivers

Nov. 25, 2024
Join us as we explore the technological advancements, features, and applications of 800G coherent modules, which will enable network growth and deployment in the future. During...

Innovating the network edge with 100ZR QSFP28: The next frontier in coherent optics

Jan. 15, 2025
In this webinar, Juniper Networks, EXFO and Precision Optical Technologies are teaming up to showcase the new 100ZR QSFP28 pluggable coherent technology, exploring its foundational...

On Topic: Tech Forecast for 2025/ What Will Be Hot

Dec. 9, 2024
As we wind down 2024, Lightwave’s latest on-topic eBook will examine the hot topics for 2025. AI is at the top of the minds of optical industry players supporting...